Attorney Docket No.: 2001-0273.00

Amendment

Amendments to the Claims:

Claim 1 (currently amended): A memory module comprising:

a) read only memory (ROM memory) cells; and

b) a non-ROM to ROM interface operatively connected to the ROM memory cells

without any interposed RAM.

Claim 2 (original): The memory module of claim 1, wherein the non-ROM to ROM interface is

an erasable programmable read only memory (EPROM) to ROM interface.

Claim 3 (original): The memory module of claim 2, wherein the EPROM to ROM interface is a

Flash to ROM interface.

Claim 4 (original): The memory module of claim 3, wherein the Flash to ROM interface is a

serial interface.

Claim 5 (original): The memory module of claim 4, wherein the Flash to ROM interface has

connections for a Flash clock transmission line, a Flash serial input transmission line, a Flash

serial output transmission line, a Flash chip select transmission line, and a Flash reset

transmission line, and wherein, during operation of the Flash serial input transmission line, the

Flash serial input transmission line transmits a command selected from the group consisting of a

status command, a read command, and a write command to the Flash to ROM interface.

Claim 6 (original): The memory module of claim 5, wherein the Flash to ROM interface passes

through the status and read commands to the ROM memory cells but only indicates a ready

status without passing through the write command to the ROM memory cells.

Claim 7 (currently amended): A printer assembly comprising:

a) a printer-controller application specific integrated circuit (ASIC) having a non-ROM

-7-

Attorney Docket No.: 2001-0273.00

Amendment

memory control;

b) a memory module including read-only-memory (ROM memory) cells and a non-ROM to ROM interface operatively connected to the ROM memory cells <u>without any interposed</u>
RAM; and

c) a transmission cable operatively connected to the non-ROM memory control of the printer-controller ASIC and the non-ROM to ROM interface of the memory module.

Claim 8 (original): The memory module of claim 7, wherein the non-ROM memory control of the printer-controller ASIC is an erasable programmable read only memory (EPROM memory) control, and wherein the non-ROM to ROM interface is an EPROM to ROM interface.

Claim 9 (original): The printer assembly of claim 8, wherein the EPROM memory control of the ASIC is a Flash memory control, and wherein the EPROM to ROM interface of the memory module is a Flash to ROM interface.

Claim 10 (original): The printer assembly of claim 9, wherein the Flash memory control is a serial memory control, and wherein the Flash to ROM interface is a serial interface.

Claim 11 (original): The printer assembly module of claim 10, wherein the transmission cable includes a Flash clock transmission line, a Flash serial input transmission line, a Flash serial output transmission, a Flash chip select transmission line, and a Flash reset transmission line, and wherein, during operation of the printer-controller ASIC, the Flash memory control transmits through the Flash serial input transmission line a command selected from the group consisting of a status command, a read command, and a write command to the Flash to ROM interface.

Claim 12 (original): The printer assembly of claim 11, wherein the Flash to ROM interface passes through the status and read commands to the ROM memory cells but only indicates a ready status without passing through the write command to the ROM memory cells.

Claim 13 (currently amended)): A method for storing computer code for a printer-controller

Attorney Docket No.: 2001-0273.00

Amendment

application specific integrated circuit (ASIC) having a non-ROM memory control comprising the steps of:

- a) storing non-final versions of the computer code in a first memory module, wherein the first memory module has non-ROM memory cells and a non-ROM interface, and wherein the non-ROM interface is operatively connected to the non-ROM memory control of the printer-controller ASIC and to the non-ROM memory cells of the first memory module; and
- b) storing the final version of the computer code in a second memory module, wherein the second memory module has a non-ROM to ROM interface and ROM memory cells, wherein the non-ROM to ROM interface is operatively connected to the non-ROM memory control of the printer-controller ASIC and ,wherein the non-ROM to ROM interface is operatively connected to the ROM memory cells of the second memory module without any interposed RAM, and wherein the second memory module physically replaces the first memory module.

Claim 14 (original): The method of claim 13, wherein the non-ROM memory control of the printer-controller ASIC is a EPROM memory control, wherein the first memory module has EPROM memory cells and an EPROM interface, and wherein the second memory module has an EPROM to ROM interface.

Claim 15 (original): The method of claim 14, wherein the EPROM memory control of the printer-controller ASIC is a Flash memory control, wherein the first memory module has Flash memory cells and a Flash interface, and wherein the second memory module has a Flash to ROM interface.

Claim 16 (original):. The method of claim 15, wherein the Flash memory control of the printer-controller ASIC is a serial memory control, wherein the Flash interface of the first memory module is a serial interface, and wherein the Flash to ROM interface of the second memory module is a serial interface.

Claim 17 (original): The method of claim 16, wherein the Flash to ROM interface has connections for a Flash clock transmission line, a Flash serial input transmission line, a Flash

Attorney Docket No.: 2001-0273.00

Amendment

serial output transmission line, a Flash chip select transmission line, and a Flash reset transmission line, and wherein, during operation of the Flash serial input transmission line, the Flash serial input transmission line transmits a command selected from the group consisting of a status command, a read command, and a write command to the Flash to ROM interface.

Claim 18 (original): The method of claim 17, wherein the Flash to ROM interface passes through the status and read commands to the ROM memory cells but only indicates a ready status without passing through the write command to the ROM memory cells.